以下内容摘自：《System Generator for DSP, Getting start Guide》, Xilinx Corporation, 2012Defining the FPGA BoundarySystem Generator works with standard Simulink models. Two blocks called “Gateway In”